Protected Power MOSFET

2.6 A, 52 V, N–Channel, Logic Level, Clamped MOSFET w/ ESD Protection

Benefits

- High Energy Capability for Inductive Loads
- Low Switching Noise Generation

Features

- Diode Clamp Between Gate and Source
- ESD Protection HBM 5000 V
- Active Over-Voltage Gate to Drain Clamp
- Scalable to Lower or Higher R_{DS(on)}
- Internal Series Gate Resistance
- These are Pb-Free Devices


Applications

- Automotive and Industrial Markets: Solenoid Drivers, Lamp Drivers, Small Motor Drivers
- NCV Prefix for Automotive and Other Applications Requiring Site and Control Changes



ON Semiconductor®

http://onsemi.com



ORDERING INFORMATION

Device	Package	Shipping †
NCV8440STT1G	SOT-223 (Pb-Free)	1000/Tape & Reel
NCV8440STT3G	SOT-223 (Pb-Free)	4000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

MAXIMUM RATINGS (T_J = $25^{\circ}C$ unless otherwise noted)

Rating		Symbol	Value	Unit
Drain-to-Source Voltage Internally Clamped		V _{DSS}	52–59	V
Gate-to-Source Voltage - Continuous		V _{GS}	±15	V
Drain Current	– Continuous @ T _A = 25°C – Single Pulse (t _p = 10 μ s) (Note 1)	I _D I _{DM}	2.6 10	A
Total Power Dissipation @ $T_A = 25^{\circ}C$ (Note 1)		PD	1.69	W
Operating and Storage Temperature Range		T _J , T _{stg}	–55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy (V _{DD} = 50 V, I _{D(pk)} = 1.17 A, V _{GS} = 10 V, L = 160 mH, R _G = 25 Ω)		E _{AS}	110	mJ
Thermal Resistance,	Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2)	${\sf R}_{ heta {\sf J} {\sf A}} \ {\sf R}_{ heta {\sf J} {\sf A}}$	74 169	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 Seconds		ΤL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

When surface mounted to a FR4 board using 1" pad size, (Cu area 1.127 in²).
When surface mounted to a FR4 board using minimum recommended pad size, (Cu area 0.412 in²).




Figure 1. Voltage and Current Convention

Charact	eristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (Note 3) ($V_{GS} = 0 \text{ V}, I_D = 1.0 \text{ mA}, T_J = 25^{\circ}\text{C}$) ($V_{GS} = 0 \text{ V}, I_D = 1.0 \text{ mA}, T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$) (Note 4) Temperature Coefficient (Negative)		V _{(BR)DSS}	52 50.8	55 54 –9.3	59 59.5	V V mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$) ($V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 125^{\circ}\text{C}$) (Note 4)		I _{DSS}			10 25	μΑ
$ \begin{array}{l} \mbox{Gate-Body Leakage Current} \\ (V_{GS}=\pm 8 \mbox{ V, } V_{DS}=0 \mbox{ V)} \\ (V_{GS}=\pm 14 \mbox{ V, } V_{DS}=0 \mbox{ V)} \end{array} $		I _{GSS}		±35	±10	μΑ
ON CHARACTERISTICS (Note 3)						
$\begin{array}{l} \mbox{Gate Threshold Voltage (Note 3)} \\ (V_{DS} = V_{GS}, \mbox{I}_{D} = 100 \ \mu A) \\ \mbox{Threshold Temperature Coefficient (Neg} \end{array}$	ative)	V _{GS(th)}	1.1	1.5 -4.1	1.9	V mV/°C
Static Drain-to-Source On-Resistance (Note 3) $(V_{GS} = 3.5 \text{ V}, I_D = 0.6 \text{ A})$ $(V_{GS} = 4.0 \text{ V}, I_D = 1.5 \text{ A})$ $(V_{GS} = 10 \text{ V}, I_D = 2.6 \text{ A})$		R _{DS(on)}		135 150 95	180 160 110	mΩ
Forward Transconductance (Note 3) (V_{DS} = 15 V, I_D = 2.6 A)		9 _{FS}		3.8		Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}		155		pF
Output Capacitance	V _{DS} = 35 V, V _{GS} = 0 V, f = 10 kHz	C _{oss}		60		1
Transfer Capacitance		C _{rss}		25		
Input Capacitance	V _{DS} = 25 V, V _{GS} = 0 V, f = 10 kHz	C _{iss}		170		pF
Output Capacitance		C _{oss}		70		
Transfer Capacitance	· · · · · · · · · · · · · · · · · · ·	C _{rss}		30		1

3. Pulse Test: Pulse Width \leq 300 $\mu s,$ Duty Cycle \leq 2%.

4. Not subject to production testing.
5. Switching characteristics are independent of operating junction temperatures.

Characteristic		Symbol	Min	Тур	Max	Unit
SWITCHING CHARACTERIST	ICS (Note 5)		•			•
Turn-On Delay Time		t _{d(on)}		375		ns
Rise Time	V _{GS} = 4.5 V, V _{DD} = 40 V,	t _r		1525		
Turn-Off Delay Time	$I_{\rm D} = 2.6 \text{ A}, \text{ R}_{\rm D} = 15.4 \Omega$	t _{d(off)}		1530		
Fall Time		t _f		1160		
Turn-On Delay Time		t _{d(on)}		325		ns
Rise Time	V _{GS} = 4.5 V, V _{DD} = 40 V,	t _r		1275		-
Turn-Off Delay Time	$I_{\rm D} = 1.0 \text{ A}, \text{ R}_{\rm D} = 40 \Omega$	t _{d(off)}		1860		
Fall Time		t _f		1150		
Turn-On Delay Time		t _{d(on)}		190		ns
Rise Time	V _{GS} = 10 V, V _{DD} = 15 V,	t _r		710		
Turn-Off Delay Time	$I_{\rm D} = 2.6 \text{ A}, \text{ R}_{\rm D} = 5.8 \Omega$	t _{d(off)}		2220		
Fall Time		t _f		1180		
Gate Charge		QT		4.5		nC
	V _{GS} = 4.5 V, V _{DS} = 40 V, I _D = 2.6 A (Note 3)	Q ₁		0.9		
		Q ₂		2.6		1
Gate Charge		QT		3.9		nC
	V _{GS} = 4.5 V, V _{DS} = 15 V, I _D = 1.5 A (Note 3)	Q ₁		1.0		-
		Q ₂		1.7		
SOURCE-DRAIN DIODE CHA	RACTERISTICS					
Forward On-Voltage	I _S = 2.6 A, V _{GS} = 0 V (Note 3) I _S = 2.6 A, V _{GS} = 0 V, T _J = 125°C	V _{SD}		0.81 0.66	1.5	V

Forward On-voltage	$I_{S} = 2.6 \text{ A}, V_{GS} = 0 \text{ V} (Note 3)$ $I_{S} = 2.6 \text{ A}, V_{GS} = 0 \text{ V}, T_{J} = 125^{\circ}\text{C}$	VSD	0.66	1.5	v
Reverse Recovery Time		t _{rr}	730		ns
	I _S = 1.5 A, V _{GS} = 0 V, dI _s /dt = 100 A/µs (Note 3)	t _a	200		
		t _b	530		
Reverse Recovery Stored Charge		Q _{RR}	6.3		μC


ESD CHARACTERISTICS (Note 4)

Electro-Static Discharge Capability	Human Body Model (HBM)	ESD	5000		V
	Machine Model (MM)		500		

3. Pulse Test: Pulse Width \leq 300 $\mu s,$ Duty Cycle \leq 2%.

4. Not subject to production testing.
5. Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES






Figure 2. Single Pulse Maximum Switching Energy vs. Load Inductance




Figure 4. Transfer Characteristics




Figure 6. R_{DS(on)} vs. Drain Current




Figure 3. On-State Output Characteristics







Figure 5. R_{DS(on)} vs. Gate–Source Voltage

TYPICAL PERFORMANCE CURVES






TYPICAL PERFORMANCE CURVES




PACKAGE DIMENSIONS

SOT-223 (TO-261) CASE 318E-04 ISSUE L



SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agosciated with such unintended or unauthorized use persons and regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850

For additional information, please contact your local Sales Representative

INCHES

NOM

0.064

0.002

0.030

0.121

0.012

0.256

0.138

0.091

0.037

0.069

0.276

MAX

0.068

0.004

0.035

0.126

0.014

0.263

0.094

0.041

0.078

0.287

10°